projects
/
gram.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
setup.py: Removed deps as per bug #1086#c7.
[gram.git]
/
gram
/
2022-07-23
Cesar Strauss
Do not invert DDR3 CS pin on Icarus testbench
tree
|
commitdiff
2022-07-23
Cesar Strauss
Use DELAYG instead of DELAYF on Icarus simulation
tree
|
commitdiff
2022-07-23
Cesar Strauss
Merge runsimsoc2.sh into runsimsoc.sh
tree
|
commitdiff
2022-04-15
Luke Kenneth Casso...
add features option to gramCore and PHY wishbone buses...
tree
|
commitdiff
2022-04-15
Luke Kenneth Casso...
fix reset to be xdr=4x in ECP5DDRPHY
tree
|
commitdiff
2022-04-15
Luke Kenneth Casso...
connect (new) reset signal on IOPads which comes from...
tree
|
commitdiff
2022-04-14
Luke Kenneth Casso...
whilst IOpads and PLLs were driving from dramsync,...
tree
|
commitdiff
2022-04-09
Raptor Engineering...
Avoid timing violation on ECP5 PHY PAUSE signal
tree
|
commitdiff
2022-04-09
Raptor Engineering...
Revert "Avoid timing violation on ECP5 PHY PAUSE signal"
tree
|
commitdiff
2022-04-09
Raptor Engineering...
Avoid timing violation on ECP5 PHY PAUSE signal
tree
|
commitdiff
2022-04-09
Raptor Engineering...
Wire up missing CRG / DDR3 clock control / reset signals
tree
|
commitdiff
2022-04-07
Raptor Engineering...
Re-apply part of 180026c72f0e1d3ef365b2214288d4a543a238dd
tree
|
commitdiff
2022-04-07
Raptor Engineering...
Backport litedram 05ed5bf59d31029d3f91c5a348cdd539a150631b
tree
|
commitdiff
2022-04-07
Raptor Engineering...
Partially revert GIT hash 180026c72f0e1d3ef365b2214288d...
tree
|
commitdiff
2022-04-07
Raptor Engineering...
Properly connect reset and cs signals
tree
|
commitdiff
2022-03-17
Luke Kenneth Casso...
initialise bitslip with a specific value rather than...
tree
|
commitdiff
2022-03-17
Luke Kenneth Casso...
add alternative variant of runsimsoc.sh
tree
|
commitdiff
2022-03-13
Luke Kenneth Casso...
add 1024M_ddr3_parameters.vh for MT41K64M16
tree
|
commitdiff
2022-03-11
Luke Kenneth Casso...
add a 2nd clock, this one deliberately the
tree
|
commitdiff
2022-03-11
Luke Kenneth Casso...
annoyingly reverting reset_n naming back to reset
tree
|
commitdiff
2022-03-10
Luke Kenneth Casso...
tidyup on gramWishbone class, add comments
tree
|
commitdiff
2022-03-10
Luke Kenneth Casso...
tidy up gramWishbone constructor, pass Wishbone feature...
tree
|
commitdiff
2022-03-10
Luke Kenneth Casso...
code-cleanup and copyright notices
tree
|
commitdiff
2022-03-01
Luke Kenneth Casso...
fix up simulation to be more like VERSA_ECP5
tree
|
commitdiff
2022-02-28
Luke Kenneth Casso...
remove unneeded import
tree
|
commitdiff
2022-02-26
Luke Kenneth Casso...
use dict for lookup of DFI to pads names
tree
|
commitdiff
2022-02-26
Luke Kenneth Casso...
add missing reset-HI values to cas_n, cs_n, we_n and...
tree
|
commitdiff
2022-02-25
Luke Kenneth Casso...
get chipselect (cs_n) name right in ECP5DDRPHY
tree
|
commitdiff
2022-02-25
Luke Kenneth Casso...
restore naming convention "cs_r" on DFI Interface
tree
|
commitdiff
2022-02-25
Luke Kenneth Casso...
set name of DFI interface to ecp5phy in ECP5DDRPHY
tree
|
commitdiff
2022-02-25
Luke Kenneth Casso...
allow DDR3 reset (rst) signal to be controlled by DFI...
tree
|
commitdiff
2022-02-24
Luke Kenneth Casso...
add a BitSlip module
tree
|
commitdiff
2022-02-24
Luke Kenneth Casso...
replace the simulation Clock-Reset-Generator with one...
tree
|
commitdiff
2022-02-24
Luke Kenneth Casso...
add CSRs to FakePHY which allows at least testing of...
tree
|
commitdiff
2022-02-22
Luke Kenneth Casso...
remove continue/skip and add comment that all
tree
|
commitdiff
2022-02-21
Luke Kenneth Casso...
add debug print statements to investigate FakePHY
tree
|
commitdiff
2022-02-21
Luke Kenneth Casso...
add a debug verilog dump of one of the FakePHY SocTest...
tree
|
commitdiff
2022-02-20
Luke Kenneth Casso...
add dfii submodules so they get explicit names
tree
|
commitdiff
2022-02-20
Luke Kenneth Casso...
add name to DFI Interface (helps gtkwave traces)
tree
|
commitdiff
2022-02-19
Luke Kenneth Casso...
fix gram unit test imports
tree
|
commitdiff
2022-02-16
Luke Kenneth Casso...
fix ECP5DDRPHY cs declaration
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.test.test_core_bankmachine: Reduce formal test...
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.core.multiplexer: Fix variable name in _Steerer
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.test.test_core_multiplexer: Add test for _Steerer...
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.core.multiplexer: Remove unnecessary array slicing
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.core.multiplexer: Code cleaning in _Steerer
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.core.multiplexer: Cleaner code in _Steerer
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.test.test_core_bankmachine: Ensure refresh_gnt...
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.core.bankmachine: Make condition code cleaner
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.core.bankmachine: Add comment for address slicers
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.core.bankmachine: Remove unused local variables...
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.core.bankmachine: Rename LiteDRAM -> gram in docum...
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.test.test_core_bankmachine: Add test for _AddressS...
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.test.test_core_refresher: Add test for ZQCSExecute...
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.phy.ecp5ddrphy: Fix ECP5DDRPHYInit (wrong domains)
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.phy.ecp5ddrphy: Remove internal signal for delay
tree
|
commitdiff
2020-08-07
Jean THOMAS
gram.phy.ecp5ddrphy: Detect burstdet on rising edge...
tree
|
commitdiff
2020-08-06
Jean THOMAS
gram.phy.ecp5ddrphy: Make non-critical signals reset...
tree
|
commitdiff
2020-08-06
Jean THOMAS
gram.phy.ecp5ddrphy: Revert to LiteDRAM's dqs_re
tree
|
commitdiff
2020-08-06
Jean THOMAS
gram.core.multiplexer: Fix regression introduced in...
tree
|
commitdiff
2020-08-06
Jean THOMAS
gram.phy.ecp5ddrphy: Remove unused stream import
tree
|
commitdiff
2020-08-06
Jean THOMAS
gram.phy.ecp5ddrphy: Add documentation for _DQSBUFMSett...
tree
|
commitdiff
2020-08-06
Jean THOMAS
gram.test: Use correct timing for simulations
tree
|
commitdiff
2020-08-06
Jean THOMAS
gram.phy.ecp5ddrphy: Fix DQSBUFM's pause signal (fixes...
tree
|
commitdiff
2020-08-06
Jean THOMAS
gram.phy.ecp5ddrphy: Code cleaning
tree
|
commitdiff
2020-08-05
Jean THOMAS
gram.core.bankmachine: Factorize tXXDController valid...
tree
|
commitdiff
2020-08-05
Jean THOMAS
Fix code styling
tree
|
commitdiff
2020-08-05
Jean THOMAS
Remove steerer_sel function
tree
|
commitdiff
2020-08-05
Jean THOMAS
Fix test using delays for comb propagation instead...
tree
|
commitdiff
2020-08-05
Jean THOMAS
Add unit test for tXXDController
tree
|
commitdiff
2020-08-04
Jean THOMAS
Fix AntiStarvation test
tree
|
commitdiff
2020-08-04
Jean THOMAS
Fix exception condition
tree
|
commitdiff
2020-08-04
Jean THOMAS
Raise ValueError if the number of DQ pads is not a...
tree
|
commitdiff
2020-08-04
Jean THOMAS
Raise ValueError if RefreshTimer period is unsupported...
tree
|
commitdiff
2020-08-04
Jean THOMAS
Raise ValueError if anti-starvation timeout is unsuppor...
tree
|
commitdiff
2020-08-04
Jean THOMAS
Raise ValueError if commands array isn't of len=4 ...
tree
|
commitdiff
2020-08-04
Jean THOMAS
Sample data based on datavalid signal (fixes #47)
tree
|
commitdiff
2020-08-04
Jean THOMAS
Raise exception if no native port is present (fixing...
tree
|
commitdiff
2020-08-04
Jean THOMAS
Make burstdet_reg reset-less
tree
|
commitdiff
2020-08-04
Jean THOMAS
Fix simulation to support diff pairs
tree
|
commitdiff
2020-08-04
Jean THOMAS
Fix sel signal used in wishbone frontend
tree
|
commitdiff
2020-08-04
Jean THOMAS
Default SEL to 1's if SEL=0 (fixes #43)
tree
|
commitdiff
2020-08-04
Jean THOMAS
Remove unused variable in wishbone frontend test
tree
|
commitdiff
2020-08-03
Jean THOMAS
Add additional tests for sel signal
tree
|
commitdiff
2020-08-03
Jean THOMAS
Add more sel tests
tree
|
commitdiff
2020-08-03
Jean THOMAS
Fix native port we signal (fixes #44)
tree
|
commitdiff
2020-08-03
Jean THOMAS
Fix sel test
tree
|
commitdiff
2020-08-03
Jean THOMAS
Add test for wishbone sel signal
tree
|
commitdiff
2020-08-03
Jean THOMAS
Revert to dqs_re from LiteDRAM
tree
|
commitdiff
2020-08-03
Jean THOMAS
Use DiffPairs for DQS
tree
|
commitdiff
2020-07-31
Jean THOMAS
Fix typo
tree
|
commitdiff
2020-07-30
Jean THOMAS
Remove DDR4 modules
tree
|
commitdiff
2020-07-30
Jean THOMAS
Set default value for dram_rst
tree
|
commitdiff
2020-07-30
Jean THOMAS
Fix typo
tree
|
commitdiff
2020-07-29
Jean THOMAS
Remove datavalid signal
tree
|
commitdiff
2020-07-29
Jean THOMAS
Fix code styling
tree
|
commitdiff
2020-07-29
Jean THOMAS
Ensure sync2x and sync are in sync (fixes #20)
tree
|
commitdiff
2020-07-29
Jean THOMAS
Revamp wishbone frontend (fixes #41), add tests
tree
|
commitdiff
2020-07-29
Jean THOMAS
Expose data_width
tree
|
commitdiff
2020-07-29
Jean THOMAS
Add more checks in delayed_enter
tree
|
commitdiff
next