git.libre-soc.org Git - riscv-isa-sim.git/search

2017-05-01	Andrew Waterman	Add option to set start pc	commit \| commitdiff \| tree
2017-05-01	Andrew Waterman	Support more flexible main memory allocation	commit \| commitdiff \| tree
2017-05-01	Andrew Waterman	Store both host & target address in soft TLB	commit \| commitdiff \| tree
2017-04-25	Andrew Waterman	FMV.X.S/FMV.S.X -> FMV.X.W/FMV.W.X	commit \| commitdiff \| tree
2017-04-25	Andrew Waterman	Remove hret instruction	commit \| commitdiff \| tree
2017-04-11	Andrew Waterman	Implement new FP encoding	commit \| commitdiff \| tree
2017-04-08	Andrew Waterman	Implement vectored interrupt proposal	commit \| commitdiff \| tree
2017-04-06	Andrew Waterman	Add --enable-misaligned option for misaligned ld/st...	commit \| commitdiff \| tree
2017-04-01	Andrew Waterman	Update LICENSE copyright date	commit \| commitdiff \| tree
2017-03-28	Andrew Waterman	Set badaddr=0 on illegal instruction traps	commit \| commitdiff \| tree
2017-03-28	Andrew Waterman	On EBREAK, set badaddr to pc	commit \| commitdiff \| tree
2017-03-27	Andrew Waterman	Separate page faults from physical memory access exceptions	commit \| commitdiff \| tree
2017-03-25	Andrew Waterman	Default to 2 GiB of memory	commit \| commitdiff \| tree
2017-03-23	Andrew Waterman	Require little-endian host	commit \| commitdiff \| tree
2017-03-20	Andrew Waterman	PUM -> SUM; expose MXR to S-mode	commit \| commitdiff \| tree
2017-03-16	Andrew Waterman	Simplify interrupt-stack discipline	commit \| commitdiff \| tree
2017-03-13	Andrew Waterman	Implement mstatus.TW, mstatus.TVM, and mstatus.TSR	commit \| commitdiff \| tree
2017-03-07	Andrew Waterman	Don't overload illegal instruction trap in interactive...	commit \| commitdiff \| tree
2017-02-27	Andrew Waterman	Sv57 and Sv64 are not spec'd yet	commit \| commitdiff \| tree
2017-02-25	Andrew Waterman	New counter enable scheme	commit \| commitdiff \| tree
2017-02-21	Andrew Waterman	serialize simulator on wfi	commit \| commitdiff \| tree
2017-02-21	Andrew Waterman	Take M-mode interrupts over S-mode interrupts	commit \| commitdiff \| tree
2017-02-21	Andrew Waterman	permit MMIO loads to MSIP bit	commit \| commitdiff \| tree
2017-02-19	Andrew Waterman	Make HW setting of PTE A/D bits optional (by configure...	commit \| commitdiff \| tree
2017-02-18	Andrew Waterman	Spike uarch needs TLB flush after SPTBR write	commit \| commitdiff \| tree
2017-02-15	Andrew Waterman	sfence.vm -> sfence.vma	commit \| commitdiff \| tree
2017-02-08	Andrew Waterman	Encode VM type in sptbr, not mstatus	commit \| commitdiff \| tree
2017-02-03	Andrew Waterman	Fix interrupt delegation for coprocessors	commit \| commitdiff \| tree
2017-02-02	Andrew Waterman	For FMIN(sNaN, x) and FMIN(qNaN, qNaN), return canonical NaN	commit \| commitdiff \| tree
2017-02-02	Andrew Waterman	Set xPIE=1 on xRET	commit \| commitdiff \| tree
2017-01-08	Andrew Waterman	Only allow SIP.SSIP to be toggled if the interrupt...	commit \| commitdiff \| tree
2017-01-08	Andrew Waterman	Make SIP.STIP read-only	commit \| commitdiff \| tree
2016-11-14	Andrew Waterman	Fix 32-bit host portability bug	commit \| commitdiff \| tree
2016-11-10	Andrew Waterman	AMOs should always return store faults, not load faults	commit \| commitdiff \| tree

Simple-V augmented version of spike

RSS Atom