projects / riscv-isa-sim.git / search
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Enforce 2-byte alignment of mepc/sepc/dpc
2018-03-03 Andrew WatermanEnforce 2-byte alignment of mepc/sepc/dpc
 commit | commitdiff | tree
2018-02-21 Andrew WatermanDon't allow 32-bit instructions to take up multiple...
commit | commitdiff | tree
2018-01-03 Andrew WatermanAdd some missing RVC instructions to disassembler
 commit | commitdiff | tree
2017-11-27 Andrew WatermanRename badaddr to tval
 commit | commitdiff | tree
2017-11-27 Andrew WatermanRename sptbr to satp
 commit | commitdiff | tree
2017-11-27 Andrew WatermanSet tval to 0 on traps with no specified tval
 commit | commitdiff | tree
2017-11-10 Andrew WatermanRemove redundant U/S mode advertisement
 commit | commitdiff | tree
2017-11-10 Andrew WatermanH-mode no longer exists
 commit | commitdiff | tree
2017-11-10 Andrew WatermanMPP is now WARL
 commit | commitdiff | tree
2017-11-04 Andrew WatermanFix disassembly of c.li 0
 commit | commitdiff | tree
2017-11-03 Andrew WatermanMask medeleg correctly
 commit | commitdiff | tree
2017-11-02 Andrew WatermanDon't permit delegation of interrupts that M-mode should...
commit | commitdiff | tree
2017-10-19 Andrew WatermanFix implementation of FMIN/FMAX NaN case
 commit | commitdiff | tree
2017-09-28 Andrew WatermanImplement Q extension
 commit | commitdiff | tree
2017-09-25 Andrew WatermanUpdate SoftFloat
 commit | commitdiff | tree
2017-06-30 Andrew WatermanRemove reference to H-mode in ECALL
 commit | commitdiff | tree
2017-06-07 Andrew WatermanForbid S-mode execution from user memory
 commit | commitdiff | tree
2017-06-05 Andrew WatermanConfigure should fail if device-tree-compiler is not...
commit | commitdiff | tree
2017-05-25 Andrew WatermanminNum -> minimumNumber
 commit | commitdiff | tree
2017-05-14 Andrew WatermanMake C.LI/C.LUI trapping behavior match spec
 commit | commitdiff | tree
2017-05-05 Andrew WatermanUXL=SXL=MXL
 commit | commitdiff | tree
2017-05-05 Andrew WatermanTrap superpage PTEs when PPN LSBs are set
 commit | commitdiff | tree
2017-05-01 Andrew WatermanFix segfault when accessing bad memory addresses
 commit | commitdiff | tree
2017-05-01 Andrew WatermanSet default entry point from ELF
 commit | commitdiff | tree
2017-05-01 Andrew WatermanAdd option to set start pc
 commit | commitdiff | tree
2017-05-01 Andrew WatermanSupport more flexible main memory allocation
 commit | commitdiff | tree
2017-05-01 Andrew WatermanStore both host & target address in soft TLB
 commit | commitdiff | tree
2017-04-25 Andrew WatermanFMV.X.S/FMV.S.X -> FMV.X.W/FMV.W.X
 commit | commitdiff | tree
2017-04-25 Andrew WatermanRemove hret instruction
 commit | commitdiff | tree
2017-04-11 Andrew WatermanImplement new FP encoding
 commit | commitdiff | tree
2017-04-08 Andrew WatermanImplement vectored interrupt proposal
 commit | commitdiff | tree
2017-04-06 Andrew WatermanAdd --enable-misaligned option for misaligned ld/st...
commit | commitdiff | tree
2017-04-01 Andrew WatermanUpdate LICENSE copyright date
 commit | commitdiff | tree
2017-03-28 Andrew WatermanSet badaddr=0 on illegal instruction traps
 commit | commitdiff | tree
2017-03-28 Andrew WatermanOn EBREAK, set badaddr to pc
 commit | commitdiff | tree
2017-03-27 Andrew WatermanSeparate page faults from physical memory access exceptions
 commit | commitdiff | tree
2017-03-25 Andrew WatermanDefault to 2 GiB of memory
 commit | commitdiff | tree
2017-03-23 Andrew WatermanRequire little-endian host
 commit | commitdiff | tree
2017-03-20 Andrew WatermanPUM -> SUM; expose MXR to S-mode
 commit | commitdiff | tree
2017-03-16 Andrew WatermanSimplify interrupt-stack discipline
 commit | commitdiff | tree
2017-03-13 Andrew WatermanImplement mstatus.TW, mstatus.TVM, and mstatus.TSR
 commit | commitdiff | tree
2017-03-07 Andrew WatermanDon't overload illegal instruction trap in interactive...
commit | commitdiff | tree
2017-02-27 Andrew WatermanSv57 and Sv64 are not spec'd yet
 commit | commitdiff | tree
2017-02-25 Andrew WatermanNew counter enable scheme
 commit | commitdiff | tree
2017-02-21 Andrew Watermanserialize simulator on wfi
 commit | commitdiff | tree
2017-02-21 Andrew WatermanTake M-mode interrupts over S-mode interrupts
 commit | commitdiff | tree
2017-02-21 Andrew Watermanpermit MMIO loads to MSIP bit
 commit | commitdiff | tree
2017-02-19 Andrew WatermanMake HW setting of PTE A/D bits optional (by configure...
commit | commitdiff | tree
2017-02-18 Andrew WatermanSpike uarch needs TLB flush after SPTBR write
 commit | commitdiff | tree
2017-02-15 Andrew Watermansfence.vm -> sfence.vma
 commit | commitdiff | tree
2017-02-08 Andrew WatermanEncode VM type in sptbr, not mstatus
 commit | commitdiff | tree
2017-02-03 Andrew WatermanFix interrupt delegation for coprocessors
 commit | commitdiff | tree
2017-02-02 Andrew WatermanFor FMIN(sNaN, x) and FMIN(qNaN, qNaN), return canonical NaN
 commit | commitdiff | tree
2017-02-02 Andrew WatermanSet xPIE=1 on xRET
 commit | commitdiff | tree
2017-01-08 Andrew WatermanOnly allow SIP.SSIP to be toggled if the interrupt...
commit | commitdiff | tree
2017-01-08 Andrew WatermanMake SIP.STIP read-only
 commit | commitdiff | tree
2016-11-14 Andrew WatermanFix 32-bit host portability bug
 commit | commitdiff | tree
2016-11-10 Andrew WatermanAMOs should always return store faults, not load faults
 commit | commitdiff | tree
Simple-V augmented version of spike