| 2018-08-24 |
Andrew Waterman | Fix several disassembler bugs
|
commit | commitdiff | tree |
| 2018-08-23 |
Andrew Waterman | Add --disable-dtb option to suppress writing the DTB...
|
commit | commitdiff | tree |
| 2018-08-22 |
Andrew Waterman | Make IRQ_COP read-only/undelegable unless coprocessor...
|
commit | commitdiff | tree |
| 2018-08-21 |
Andrew Waterman | Instantiate disassembler after max_xlen is known
|
commit | commitdiff | tree |
| 2018-08-18 |
Andrew Waterman | Don't increment instret immediately after it is written...
|
commit | commitdiff | tree |
| 2018-07-31 |
Andrew Waterman | Make sstatus.MXR readable
|
commit | commitdiff | tree |
| 2018-07-10 |
Andrew Waterman | Refactor and fix LR/SC implementation (#217)
|
commit | commitdiff | tree |
| 2018-05-04 |
Andrew Waterman | Revert "C.LWSP and C.LDSP with rd=0 are legal instructions"
|
commit | commitdiff | tree |
| 2018-05-04 |
Andrew Waterman | C.LWSP and C.LDSP with rd=0 are legal instructions
|
commit | commitdiff | tree |
| 2018-05-01 |
Andrew Waterman | Fix commit log for serializing instructions
|
commit | commitdiff | tree |
| 2018-04-30 |
Andrew Waterman | Only break out of the simulator loop on WFI, not on...
|
commit | commitdiff | tree |
| 2018-04-29 |
Andrew Waterman | When no arguments are passed, print spike help, not...
|
commit | commitdiff | tree |
| 2018-04-04 |
Andrew Waterman | Revert "Fix for issue #183: No illegal instruction...
|
commit | commitdiff | tree |
| 2018-03-22 |
Andrew Waterman | Implement Hauser misa.C misalignment proposal (#187)
|
commit | commitdiff | tree |
| 2018-03-16 |
Andrew Waterman | Merge branch 'deepsrc-b_fix_issue183'
|
commit | commitdiff | tree |
| 2018-03-03 |
Andrew Waterman | Implement clearing-misa.C-while-PC-is-misaligned proposal
|
commit | commitdiff | tree |
| 2018-03-03 |
Andrew Waterman | Enforce 2-byte alignment of mepc/sepc/dpc
|
commit | commitdiff | tree |
| 2018-02-21 |
Andrew Waterman | Don't allow 32-bit instructions to take up multiple...
|
commit | commitdiff | tree |
| 2018-02-13 |
Andrew Waterman | Implement cycleh/instreth CSRs for RV32 (#172)
|
commit | commitdiff | tree |
| 2018-01-03 |
Andrew Waterman | Add some missing RVC instructions to disassembler
|
commit | commitdiff | tree |
| 2017-11-27 |
Andrew Waterman | Rename badaddr to tval
|
commit | commitdiff | tree |
| 2017-11-27 |
Andrew Waterman | Rename sptbr to satp
|
commit | commitdiff | tree |
| 2017-11-27 |
Andrew Waterman | Set tval to 0 on traps with no specified tval
|
commit | commitdiff | tree |
| 2017-11-20 |
Andrew Waterman | Implement priv-1.11 interrupt-priority scheme (#161)
|
commit | commitdiff | tree |
| 2017-11-16 |
Andrew Waterman | Merge pull request #156 from p12nGH/noncontiguous_harts
|
commit | commitdiff | tree |
| 2017-11-10 |
Andrew Waterman | Remove redundant U/S mode advertisement
|
commit | commitdiff | tree |
| 2017-11-10 |
Andrew Waterman | H-mode no longer exists
|
commit | commitdiff | tree |
| 2017-11-10 |
Andrew Waterman | MPP is now WARL
|
commit | commitdiff | tree |
| 2017-11-04 |
Andrew Waterman | Fix disassembly of c.li 0
|
commit | commitdiff | tree |
| 2017-11-03 |
Andrew Waterman | Mask medeleg correctly
|
commit | commitdiff | tree |
| 2017-11-02 |
Andrew Waterman | Don't permit delegation of interrupts that M-mode should...
|
commit | commitdiff | tree |
| 2017-10-20 |
Andrew Waterman | Fix commit-log for Q extension, and for RV32 (#143)
|
commit | commitdiff | tree |
| 2017-10-19 |
Andrew Waterman | Fix implementation of FMIN/FMAX NaN case
|
commit | commitdiff | tree |
| 2017-10-11 |
Andrew Waterman | Merge pull request #129 from riscv/q-extension
|
commit | commitdiff | tree |
| 2017-09-28 |
Andrew Waterman | Implement Q extension
|
commit | commitdiff | tree |
| 2017-09-25 |
Andrew Waterman | Update SoftFloat
|
commit | commitdiff | tree |
| 2017-06-30 |
Andrew Waterman | Remove reference to H-mode in ECALL
|
commit | commitdiff | tree |
| 2017-06-07 |
Andrew Waterman | Forbid S-mode execution from user memory
|
commit | commitdiff | tree |
| 2017-06-05 |
Andrew Waterman | Configure should fail if device-tree-compiler is not...
|
commit | commitdiff | tree |
| 2017-05-25 |
Andrew Waterman | minNum -> minimumNumber
|
commit | commitdiff | tree |
| 2017-05-14 |
Andrew Waterman | Make C.LI/C.LUI trapping behavior match spec
|
commit | commitdiff | tree |
| 2017-05-05 |
Andrew Waterman | UXL=SXL=MXL
|
commit | commitdiff | tree |
| 2017-05-05 |
Andrew Waterman | Trap superpage PTEs when PPN LSBs are set
|
commit | commitdiff | tree |
| 2017-05-01 |
Andrew Waterman | Fix segfault when accessing bad memory addresses
|
commit | commitdiff | tree |
| 2017-05-01 |
Andrew Waterman | Set default entry point from ELF
|
commit | commitdiff | tree |
| 2017-05-01 |
Andrew Waterman | Add option to set start pc
|
commit | commitdiff | tree |
| 2017-05-01 |
Andrew Waterman | Support more flexible main memory allocation
|
commit | commitdiff | tree |
| 2017-05-01 |
Andrew Waterman | Store both host & target address in soft TLB
|
commit | commitdiff | tree |
| 2017-04-25 |
Andrew Waterman | FMV.X.S/FMV.S.X -> FMV.X.W/FMV.W.X
|
commit | commitdiff | tree |
| 2017-04-25 |
Andrew Waterman | Remove hret instruction
|
commit | commitdiff | tree |
| 2017-04-11 |
Andrew Waterman | Implement new FP encoding
|
commit | commitdiff | tree |
| 2017-04-08 |
Andrew Waterman | Implement vectored interrupt proposal
|
commit | commitdiff | tree |
| 2017-04-06 |
Andrew Waterman | Add --enable-misaligned option for misaligned ld/st...
|
commit | commitdiff | tree |
| 2017-04-01 |
Andrew Waterman | Update LICENSE copyright date
|
commit | commitdiff | tree |
| 2017-03-28 |
Andrew Waterman | Set badaddr=0 on illegal instruction traps
|
commit | commitdiff | tree |
| 2017-03-28 |
Andrew Waterman | On EBREAK, set badaddr to pc
|
commit | commitdiff | tree |
| 2017-03-27 |
Andrew Waterman | Separate page faults from physical memory access exceptions
|
commit | commitdiff | tree |
| 2017-03-25 |
Andrew Waterman | Default to 2 GiB of memory
|
commit | commitdiff | tree |
| 2017-03-23 |
Andrew Waterman | Require little-endian host
|
commit | commitdiff | tree |
| 2017-03-20 |
Andrew Waterman | PUM -> SUM; expose MXR to S-mode
|
commit | commitdiff | tree |
| 2017-03-16 |
Andrew Waterman | Simplify interrupt-stack discipline
|
commit | commitdiff | tree |
| 2017-03-13 |
Andrew Waterman | Implement mstatus.TW, mstatus.TVM, and mstatus.TSR
|
commit | commitdiff | tree |
| 2017-03-07 |
Andrew Waterman | Don't overload illegal instruction trap in interactive...
|
commit | commitdiff | tree |
| 2017-02-27 |
Andrew Waterman | Sv57 and Sv64 are not spec'd yet
|
commit | commitdiff | tree |
| 2017-02-25 |
Andrew Waterman | New counter enable scheme
|
commit | commitdiff | tree |
| 2017-02-21 |
Andrew Waterman | serialize simulator on wfi
|
commit | commitdiff | tree |
| 2017-02-21 |
Andrew Waterman | Take M-mode interrupts over S-mode interrupts
|
commit | commitdiff | tree |
| 2017-02-21 |
Andrew Waterman | permit MMIO loads to MSIP bit
|
commit | commitdiff | tree |
| 2017-02-19 |
Andrew Waterman | Make HW setting of PTE A/D bits optional (by configure...
|
commit | commitdiff | tree |
| 2017-02-18 |
Andrew Waterman | Spike uarch needs TLB flush after SPTBR write
|
commit | commitdiff | tree |
| 2017-02-15 |
Andrew Waterman | sfence.vm -> sfence.vma
|
commit | commitdiff | tree |
| 2017-02-08 |
Andrew Waterman | Encode VM type in sptbr, not mstatus
|
commit | commitdiff | tree |
| 2017-02-03 |
Andrew Waterman | Fix interrupt delegation for coprocessors
|
commit | commitdiff | tree |
| 2017-02-02 |
Andrew Waterman | For FMIN(sNaN, x) and FMIN(qNaN, qNaN), return canonical NaN
|
commit | commitdiff | tree |
| 2017-02-02 |
Andrew Waterman | Set xPIE=1 on xRET
|
commit | commitdiff | tree |
| 2017-01-08 |
Andrew Waterman | Only allow SIP.SSIP to be toggled if the interrupt...
|
commit | commitdiff | tree |
| 2017-01-08 |
Andrew Waterman | Make SIP.STIP read-only
|
commit | commitdiff | tree |
| 2016-11-14 |
Andrew Waterman | Fix 32-bit host portability bug
|
commit | commitdiff | tree |
| 2016-11-10 |
Andrew Waterman | AMOs should always return store faults, not load faults
|
commit | commitdiff | tree |
| 2016-10-10 |
Andrew Waterman | Don't force load trigger timing to After
|
commit | commitdiff | tree |
| 2016-09-10 |
Andrew Waterman | allow MAFDC bits in MISA to be modified
|
commit | commitdiff | tree |
| 2016-09-02 |
Andrew Waterman | Merge pull request #62 from riscv/trigger
|
commit | commitdiff | tree |
| 2016-08-27 |
Andrew Waterman | Add (degenerate) performance counter facility
|
commit | commitdiff | tree |
| 2016-08-26 |
Andrew Waterman | Allow reads from tdrdata registers
|
commit | commitdiff | tree |
| 2016-08-26 |
Andrew Waterman | partially update spike to newer debug spec
|
commit | commitdiff | tree |
| 2016-08-26 |
Andrew Waterman | Fix spike interactive (-d) mode
|
commit | commitdiff | tree |
| 2016-08-23 |
Andrew Waterman | remove HWBPCOUNT field of DCSR
|
commit | commitdiff | tree |
| 2016-08-17 |
Andrew Waterman | Allow mstatus.MPP to store bad values; instead, validate...
|
commit | commitdiff | tree |
| 2016-07-22 |
Andrew Waterman | Set U bit in misa register
|
commit | commitdiff | tree |
| 2016-07-12 |
Andrew Waterman | Don't treat RVC NOP as illegal instruction
|
commit | commitdiff | tree |
| 2016-07-12 |
Andrew Waterman | Fix page table walker not respecting valid bit
|
commit | commitdiff | tree |
| 2016-07-06 |
Andrew Waterman | Update to new PTE format
|
commit | commitdiff | tree |
| 2016-06-29 |
Andrew Waterman | Disassemble RVC instructions based on XLEN
|
commit | commitdiff | tree |
| 2016-06-23 |
Andrew Waterman | Parameterize debug ROM contents on XLEN
|
commit | commitdiff | tree |
| 2016-06-23 |
Andrew Waterman | Remove fence.i from debug ROM
|
commit | commitdiff | tree |
| 2016-06-23 |
Andrew Waterman | Don't use I$ in debug mode
|
commit | commitdiff | tree |
| 2016-06-23 |
Andrew Waterman | Remove legacy HTIF; implement HTIF directly
|
commit | commitdiff | tree |
| 2016-06-23 |
Andrew Waterman | Fix paddr_bits computation prior to VM setup
|
commit | commitdiff | tree |
| 2016-06-18 |
Andrew Waterman | Merge sasid into sptbr
|
commit | commitdiff | tree |
| 2016-06-09 |
Andrew Waterman | Trap on tdrdata registers when tdrselect[XLEN-1]=0
|
commit | commitdiff | tree |
| next |
projects / riscv-isa-sim.git / search