| 2022-03-12 |
Luke Kenneth Casso... | store cur_state.pc+4 in separate register to help reduce |
tree | commitdiff |
| 2022-03-12 |
Luke Kenneth Casso... | read last row from r.wb.adr not r.req_adr in icache |
tree | commitdiff |
| 2022-03-08 |
Luke Kenneth Casso... | remove stbs_done in icache.py |
tree | commitdiff |
| 2022-03-08 |
Luke Kenneth Casso... | remove ld_stbs_done from dcache: not needed |
tree | commitdiff |
| 2022-03-08 |
Luke Kenneth Casso... | work-in-progress on sdram opencores wrapper |
tree | commitdiff |
| 2022-03-06 |
Cesar Strauss | Copy the startup delay from issuer.py to inorder.py |
tree | commitdiff |
| 2022-02-28 |
Luke Kenneth Casso... | attempting to introduce an extra few clock cycles delay... |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | for lulz make I-Cache possible to set to 32-bit (XLEN=32) |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | bit_length is 1 more than needed: subtract 1 from XLEN... |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | fix up shift_rot test_pipe_caller to new regspeckls... |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | convert shift_rot pipeline to XLEN=32/64 |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | fix up Logical pipeline to produce HDL with XLEN=32 |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | whoops ALU common output target must be XLEN-bit, |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | set up dummy parent_pspec to pass XLEN=64 in |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | start on converting MUL and DIV pipelines to XLEN |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | convert from public static functions/properties for... |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | fix ALU with XLEN=32, carry and overflow |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | use XLEN in Function Units (starting with ALU) |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | add XLEN to issuer_verilog.py defaults to 64 |
tree | commitdiff |
| 2022-02-27 |
Luke Kenneth Casso... | add XLEN option to regfiles via pspec |
tree | commitdiff |
| 2022-02-24 |
Jacob Lifshay | add running instructions |
tree | commitdiff |
| 2022-02-24 |
Jacob Lifshay | add formal proof for shift/rot o.ok |
tree | commitdiff |
| 2022-02-24 |
Jacob Lifshay | clean up code |
tree | commitdiff |
| 2022-02-24 |
Jacob Lifshay | add formal proof for OP_RLCR |
tree | commitdiff |
| 2022-02-24 |
Jacob Lifshay | add formal proof for OP_RLCL |
tree | commitdiff |
| 2022-02-24 |
Jacob Lifshay | add formal proof for OP_RLC |
tree | commitdiff |
| 2022-02-23 |
Luke Kenneth Casso... | forgot to pass cix (cache-inhibited) through to LD... |
tree | commitdiff |
| 2022-02-22 |
Jacob Lifshay | speed up shift/rot formal proof by running stuff in... |
tree | commitdiff |
| 2022-02-21 |
Luke Kenneth Casso... | again reduce combinatorial chains, similar to Trap... |
tree | commitdiff |
| 2022-02-20 |
Luke Kenneth Casso... | add syn_ramstyle "block_ram" attributes and reduce... |
tree | commitdiff |
| 2022-02-20 |
Luke Kenneth Casso... | same as shiftrot, split out separate pipelines for... |
tree | commitdiff |
| 2022-02-20 |
Luke Kenneth Casso... | put LDST go-store on a 1-clock delay to help with combi... |
tree | commitdiff |
| 2022-02-20 |
Luke Kenneth Casso... | name core_stop and terminated_o synchronous to potentia... |
tree | commitdiff |
| 2022-02-20 |
Luke Kenneth Casso... | nope, it's perfectly fine |
tree | commitdiff |
| 2022-02-20 |
Luke Kenneth Casso... | weird exception, oe not found in the shiftrot input... |
tree | commitdiff |
| 2022-02-20 |
Luke Kenneth Casso... | separate out shiftrot stages due to size of main stage... |
tree | commitdiff |
| 2022-02-18 |
Luke Kenneth Casso... | add blockram style to regfile Memory |
tree | commitdiff |
| 2022-02-18 |
Luke Kenneth Casso... | use block_ram attribute for FPGA synthesis |
tree | commitdiff |
| 2022-02-18 |
Luke Kenneth Casso... | reduce number of d-cache lines in microwatt fpga mode |
tree | commitdiff |
| 2022-02-18 |
Luke Kenneth Casso... | couple of adjustments to reduce gate count in i/d-cache |
tree | commitdiff |
| 2022-02-18 |
Luke Kenneth Casso... | add SDRAM Configuration Record |
tree | commitdiff |
| 2022-02-18 |
Luke Kenneth Casso... | reduce TLB set size from 64 to 16 to get FPGA resource... |
tree | commitdiff |
| 2022-02-18 |
Luke Kenneth Casso... | drastically reduce I-Cache size in microwatt-compat... |
tree | commitdiff |
| 2022-02-18 |
Luke Kenneth Casso... | parameterise I-Cache similar to D-Cache. lots of "self." |
tree | commitdiff |
| 2022-02-18 |
Jacob Lifshay | add grev |
tree | commitdiff |
| 2022-02-17 |
Luke Kenneth Casso... | add opencores SDRAM verilog wrapper |
tree | commitdiff |
| 2022-02-16 |
Luke Kenneth Casso... | oof. big update to DCache to accept config parameters |
tree | commitdiff |
| 2022-02-16 |
Luke Kenneth Casso... | connect UART16550 pins if given |
tree | commitdiff |
| 2022-02-15 |
Luke Kenneth Casso... | for *write* the counter-address on downconvert was... |
tree | commitdiff |
| 2022-02-15 |
Luke Kenneth Casso... | add wishbone downconvert "skip" of slave sel so that... |
tree | commitdiff |
| 2022-02-15 |
Luke Kenneth Casso... | add SysCon reg_info, has uart and has large SYSCON |
tree | commitdiff |
| 2022-02-15 |
Luke Kenneth Casso... | sigh, stall was not working but actually turns out... |
tree | commitdiff |
| 2022-02-15 |
Luke Kenneth Casso... | add option to specify UART16550 width (32/8) |
tree | commitdiff |
| 2022-02-15 |
Luke Kenneth Casso... | add beginnings of syscon bus peripheral |
tree | commitdiff |
| 2022-02-15 |
Luke Kenneth Casso... | update comments |
tree | commitdiff |
| 2022-02-15 |
Luke Kenneth Casso... | resolve WBDownConvert ack issues when stall is active |
tree | commitdiff |
| 2022-02-14 |
Luke Kenneth Casso... | strip first 3 bits of WB address from microwatt d/i... |
tree | commitdiff |
| 2022-02-14 |
Luke Kenneth Casso... | slave sends stall signal, master receives, in |
tree | commitdiff |
| 2022-02-14 |
Luke Kenneth Casso... | sort out ExternalCore signal names |
tree | commitdiff |
| 2022-02-14 |
Luke Kenneth Casso... | add wishbone slave signal to downconvert if present |
tree | commitdiff |
| 2022-02-14 |
Luke Kenneth Casso... | add external core verilog wrapper, ironically around... |
tree | commitdiff |
| 2022-02-13 |
Luke Kenneth Casso... | bugfixing for ls2 imports of uart16550 |
tree | commitdiff |
| 2022-02-13 |
Luke Kenneth Casso... | Revert "remove dummy trap pipeline" |
tree | commitdiff |
| 2022-02-13 |
Luke Kenneth Casso... | Revert "doh" |
tree | commitdiff |
| 2022-02-10 |
Andrey Miroshnikov | Added optional reverse arg to send TDI data MSB-first |
tree | commitdiff |
| 2022-02-09 |
Luke Kenneth Casso... | add opencores uart16550 instance wrapper |
tree | commitdiff |
| 2022-01-31 |
Luke Kenneth Casso... | fix bug in itlb_valid SRLatch set/reset, a bit weird... |
tree | commitdiff |
| 2022-01-31 |
Luke Kenneth Casso... | whoops tlb_valids in ICache is a combinatorial-get/set |
tree | commitdiff |
| 2022-01-31 |
Luke Kenneth Casso... | convert TLBValidArray in ICache to SRLatch |
tree | commitdiff |
| 2022-01-31 |
Luke Kenneth Casso... | use an SRLatch for cache_valids, at least it reduces... |
tree | commitdiff |
| 2022-01-31 |
Luke Kenneth Casso... | use Memory for cache tags in dcache |
tree | commitdiff |
| 2022-01-31 |
Luke Kenneth Casso... | use Memory for cache_tags in icache |
tree | commitdiff |
| 2022-01-31 |
Luke Kenneth Casso... | doh |
tree | commitdiff |
| 2022-01-31 |
Luke Kenneth Casso... | remove dummy trap pipeline |
tree | commitdiff |
| 2022-01-31 |
Luke Kenneth Casso... | remove combinatorial loop from MultiCompUnit |
tree | commitdiff |
| 2022-01-30 |
Luke Kenneth Casso... | break out cache_tags and cache_valids (again) this... |
tree | commitdiff |
| 2022-01-30 |
Luke Kenneth Casso... | remove CacheTagArray in icache.py |
tree | commitdiff |
| 2022-01-30 |
Luke Kenneth Casso... | create Memory for Cache Tags in I-Cache |
tree | commitdiff |
| 2022-01-30 |
Luke Kenneth Casso... | remove unneeded parameter |
tree | commitdiff |
| 2022-01-30 |
Luke Kenneth Casso... | add Array of CacheValids back in, so as to reduce LUT4... |
tree | commitdiff |
| 2022-01-30 |
Luke Kenneth Casso... | tagset is a local Signal in ICache |
tree | commitdiff |
| 2022-01-30 |
Luke Kenneth Casso... | identify combinatorial loop signals in MultiCompUnit... |
tree | commitdiff |
| 2022-01-30 |
Luke Kenneth Casso... | use nmigen Memory in I-Cache for TLB Lookups |
tree | commitdiff |
| 2022-01-30 |
Luke Kenneth Casso... | put itlb_valid back, ready for conversion to Memory... |
tree | commitdiff |
| 2022-01-30 |
Luke Kenneth Casso... | convert CacheRAM to Memory, acts much faster now |
tree | commitdiff |
| 2022-01-29 |
Luke Kenneth Casso... | explanatory comment when page hit is the same for stores |
tree | commitdiff |
| 2022-01-29 |
Luke Kenneth Casso... | use right offset in dcache wb address |
tree | commitdiff |
| 2022-01-29 |
Luke Kenneth Casso... | re-examining dcache.vhdl, still did not get the store... |
tree | commitdiff |
| 2022-01-29 |
Luke Kenneth Casso... | bug in dcache.py where when two stores occur in the... |
tree | commitdiff |
| 2022-01-28 |
Luke Kenneth Casso... | in LoadStore1 capture the address for misaligned dual... |
tree | commitdiff |
| 2022-01-28 |
Luke Kenneth Casso... | sort out misaligned store in LoadStore1 |
tree | commitdiff |
| 2022-01-27 |
Luke Kenneth Casso... | for second aligned request truncate address to nearest... |
tree | commitdiff |
| 2022-01-25 |
Luke Kenneth Casso... | add license and copyright header to dcache.py, |
tree | commitdiff |
| 2022-01-25 |
Luke Kenneth Casso... | LDSTException now passing bits of SRR1 around to the... |
tree | commitdiff |
| 2022-01-24 |
Luke Kenneth Casso... | comments |
tree | commitdiff |
| 2022-01-24 |
Luke Kenneth Casso... | hmm there seems to have been an error in DTLB Read, |
tree | commitdiff |
| 2022-01-24 |
Luke Kenneth Casso... | bool test on traptype to |
tree | commitdiff |
| 2022-01-23 |
Luke Kenneth Casso... | looked in soc.vhdl in microwatt and the parameters... |
tree | commitdiff |
| 2022-01-23 |
Luke Kenneth Casso... | add debug output of whether stall occurs on dcache |
tree | commitdiff |
| 2022-01-22 |
Luke Kenneth Casso... | missed setting of r0_full to zero in dcache. not encoun... |
tree | commitdiff |
| next |
projects / soc.git / history