Allow querying the mmu configuration chosen during the build. (#191)
[riscv-isa-sim.git] / riscv / mmu.h
2018-04-05 Prashanth MundkurAllow querying the mmu configuration chosen during...
2018-03-16 Andrew WatermanMerge branch 'deepsrc-b_fix_issue183'
2018-03-08 Tim NewsomeMerge pull request #177 from riscv/debug_auth
2018-03-06 Prashanth MundkurNarrow the interface used by the processors and memory...
2018-03-01 Tim NewsomeMerge pull request #173 from riscv/no_progbuf3
2018-02-21 Andrew WatermanDon't allow 32-bit instructions to take up multiple...
2017-11-27 Andrew WatermanRename badaddr to tval
2017-11-27 Andrew WatermanRename sptbr to satp
2017-11-16 Andrew WatermanMerge pull request #156 from p12nGH/noncontiguous_harts
2017-10-11 Andrew WatermanMerge pull request #129 from riscv/q-extension
2017-09-28 Andrew WatermanImplement Q extension
2017-05-17 Palmer DabbeltMerge remote-tracking branch 'origin/priv-1.10'
2017-05-16 Palmer DabbeltMerge remote-tracking branch 'origin/debug-0.13' into...
2017-05-01 Andrew WatermanStore both host & target address in soft TLB
2017-04-17 Megan WachsMerge remote-tracking branch 'origin/priv-1.10' into...
2017-04-06 Andrew WatermanAdd --enable-misaligned option for misaligned ld/st...
2017-03-27 Andrew WatermanSeparate page faults from physical memory access exceptions
2017-02-08 Andrew WatermanEncode VM type in sptbr, not mstatus
2016-11-14 Andrew WatermanFix 32-bit host portability bug
2016-11-10 Andrew WatermanAMOs should always return store faults, not load faults
2016-09-02 Andrew WatermanMerge pull request #62 from riscv/trigger
2016-09-02 Tim NewsomeMerge branch 'master' into trigger
2016-09-02 Tim NewsomeSupport triggers on TLB misses.
2016-09-01 Tim NewsomeTheoretically support trigger timing.
2016-08-22 Tim NewsomeImplement address and data triggers.
2016-07-06 Andrew WatermanUpdate to new PTE format
2016-06-23 Andrew WatermanDon't use I$ in debug mode
2016-05-23 Tim NewsomeUse fence.i in Debug ROM.
2016-05-23 Tim Newsomegdb can attach and read the PC:
2016-05-23 Tim NewsomeAdd debug_module bus device.
2016-04-29 Andrew WatermanMove much closer to new platform-M memory map
2016-03-02 Andrew Watermanimplement PUM functionality
2015-09-25 Andrew WatermanRefactor memory access code; add MMIO support
2015-09-25 Andrew WatermanUse enum instead of two bools to denote memory access...
2015-09-09 Andrew WatermanImprove instruction fetch
2015-07-11 Andrew WatermanMerge pull request #27 from sbeamer/master
2015-07-11 Scott Beamerfix clang compile error
2015-04-26 Andrew WatermanFix I$ simulator hit count
2015-04-04 Andrew WatermanSupport setting ISA/subsets with --isa flag
2015-03-31 Andrew WatermanImplement RVC draft
2015-03-27 Andrew WatermanNew virtual memory implementation (Sv39)
2015-03-14 Andrew WatermanDon't set dirty/referenced bits w/o permission
2015-03-13 Andrew WatermanImplement PTE referenced/dirty bits
2015-01-03 Andrew WatermanRequire 4-byte instruction alignment until RVC is reimp...
2015-01-03 Andrew WatermanOn misaligned fetch, set EPC to target, not branch...
2015-01-02 Andrew WatermanReduce dependences on auto-generated code
2014-12-05 Andrew WatermanSupport 2/4/6/8-byte instructions
2014-02-14 Andrew WatermanFix I$ simulator not making forward progress
2014-01-21 Quan NguyenMerge branch 'confprec'
2014-01-14 Andrew WatermanImprove performance for branchy code
2013-12-17 Andrew WatermanSpeed things up quite a bit
2013-09-11 Andrew WatermanImplement zany immediates
2013-08-12 Andrew WatermanInstructions are no longer member functions
2013-07-29 Andrew WatermanDon't flush TLB on PTBR writes (only FATC)
2013-07-27 Andrew WatermanNew supervisor mode
2013-07-27 Andrew WatermanRemove more vector stuff
2013-07-26 Andrew WatermanRip out RVC for now
2013-07-26 Andrew WatermanGenerate instruction decoder dynamically
2013-03-30 Andrew Watermanadd load-reserved/store-conditional instructions
2013-03-26 Andrew Watermanadd BSD license
2013-03-26 Andrew Watermantruncate effective addresses in rv32
2013-02-15 Andrew Watermandon't store host pointers in soft TLB
2013-02-13 Andrew Watermanclean up fetch-execute loop a bit
2013-02-13 Andrew Watermanadd I$/D$/L2$ simulators
2012-01-24 Andrew Watermancheck that virtual addresses are sign-extended
2012-01-23 Andrew Watermandisentangle decode.h from other headers
2011-11-01 Andrew WatermanFixed tight coupling of host and target page size
2011-10-27 Andrew Watermanchanged page size to 8KB
2011-06-20 Andrew Watermantemporary undoing of renaming
2011-06-13 Andrew Waterman[sim] renamed to riscv-isa-run
2011-06-12 Andrew Waterman[xcc] minor performance tweaks
2011-06-12 Andrew Waterman[xcc] tlb now stores host addresses
2011-06-11 Andrew Waterman[xcc] cleaned up mmu code
2011-06-01 Andrew Waterman[sim] fault on failed addr translations
2011-05-31 Andrew Waterman[sim] minor sim cleanup
2011-05-29 Andrew Waterman[sim,opcodes] improved sim build and run performance
2011-05-29 Andrew Waterman[fesvr,xcc,sim] fixed multicore sim for akaros
2011-05-16 Andrew Waterman[sim,pk] cleanups & initial virtual memory support
2011-05-14 Andrew Waterman[sim] initial support for virtual memory
2011-05-06 Andrew Waterman[sim] fixed building sim without cache simulators
2011-05-01 Andrew Waterman[sim] hacked in a dcache simulator
2011-04-15 Andrew Waterman[sim] added icache simulator (disabled by default)
2011-04-12 Andrew Waterman[sim,pk] fixed minor pk bugs and trap codes
2011-04-12 Andrew Waterman[xcc,sim,opcodes] more rvc instructions and bug fixes
2011-04-10 Andrew Waterman[xcc, sim] added rvc insn c.li; misc fixes
2011-04-10 Andrew Waterman[xcc,pk,sim,opcodes] added first RVC instruction
2010-10-05 Andrew Waterman[xcc,sim] eliminated vectored traps
2010-09-11 Andrew Waterman[sim, pk] cleaned up exception vectors and FP exc flags
2010-07-29 Andrew Waterman[sim,xcc] Changed instruction format to RISC-V
2010-07-19 Andrew WatermanReorganized directory structure