Merge pull request #156 from p12nGH/noncontiguous_harts
[riscv-isa-sim.git] / riscv / sim.cc
2017-11-16 Andrew WatermanMerge pull request #156 from p12nGH/noncontiguous_harts
2017-11-15 Gleb GagarinSupport for non-contiguous hartids
2017-11-03 Palmer DabbeltMerge pull request #151 from riscv/htif_dts
2017-11-03 Palmer DabbeltPut HTIF in the device tree
2017-06-14 Palmer DabbeltMerge pull request #113 from riscv/debug_readme
2017-06-14 Tim NewsomeSupport 64-bit start PCs in reset vector.
2017-05-17 Palmer DabbeltMerge remote-tracking branch 'origin/priv-1.10'
2017-05-16 Palmer DabbeltMerge remote-tracking branch 'origin/debug-0.13' into...
2017-05-01 Andrew WatermanFix segfault when accessing bad memory addresses
2017-05-01 Andrew WatermanSet default entry point from ELF
2017-05-01 Andrew WatermanAdd option to set start pc
2017-05-01 Andrew WatermanSupport more flexible main memory allocation
2017-04-17 Megan WachsMerge remote-tracking branch 'origin/priv-1.10' into...
2017-03-30 Wesley W. Terpstrafdt: move interrupt controller into its own node
2017-03-25 Andrew WatermanDefault to 2 GiB of memory
2017-03-22 Wesley W. Terpstrariscv: replace rtc device with a real clint implementation
2017-03-22 Wesley W. Terpstrasim: declare cores as interrupt-controllers for clint
2017-03-21 Wesley W. Terpstrabootrom: set a0 to hartid and a1 to dtb before boot
2017-03-21 Wesley W. Terpstraconfigstring: rename variables to dts
2017-03-21 Wesley W. Terpstrabootrom: include compiled dtb
2017-03-21 Wesley W. Terpstrasim: create DTS instead of config string
2017-02-13 Tim NewsomeAbstract register read mostly working.
2017-02-10 Tim NewsomeImplement hartstatus field.
2017-02-03 Tim NewsomeOpenOCD connects, and sends some data that we receive.
2016-12-17 Stefan O'RearUse correct format codes for reg_t and size_t
2016-09-02 Andrew WatermanMerge pull request #62 from riscv/trigger
2016-09-02 Tim NewsomeMerge branch 'master' into trigger
2016-08-29 Tim NewsomeFix indent.
2016-06-23 Andrew WatermanRemove legacy HTIF; implement HTIF directly
2016-05-23 Tim NewsomeMake -H halt the core right out of reset.
2016-05-23 Tim NewsomeHave Debug memory kind of working again.
2016-05-23 Tim NewsomeAdd debug_module bus device.
2016-05-23 Tim NewsomeMake sure to translate Debug RAM addresses also.
2016-05-23 Tim NewsomeCan jump to and execute Debug ROM.
2016-05-23 Tim NewsomeGutting direct-access gdb.
2016-05-23 Tim NewsomeAdd --gdb-port
2016-05-23 Tim NewsomeFlush icache when using swbps and report to gdb.
2016-05-23 Tim NewsomeAdd -H to start halted.
2016-05-23 Tim NewsomeListen on a socket for gdb to connect to.
2016-05-02 Andrew WatermanAdd back IPI support
2016-05-02 Andrew WatermanRemove tohost/fromhost registers
2016-05-01 Andrew WatermanRemove SCRs; add padding after config string
2016-04-29 Andrew WatermanMove much closer to new platform-M memory map
2016-04-28 Andrew WatermanRemove MTIME[CMP]; add RTC device
2016-03-02 Andrew WatermanUse RV config string rather than FDT
2016-03-02 Andrew WatermanNew definitions of misa/marchid/mvendorid
2016-03-02 Andrew WatermanSet default RV32 RAM size to 4 GiB - 256 MiB
2015-11-13 Andrew WatermanGenerate device tree for target machine
2015-09-25 Andrew WatermanRefactor memory access code; add MMIO support
2015-08-06 Andrew WatermanMerge pull request #29 from pmundkur/devel
2015-08-06 Prashanth MundkurAdd an option (-l) to display a log of execution in...
2015-06-01 Andrew WatermanUse single, shared real-time counter
2015-04-04 Andrew WatermanSupport setting ISA/subsets with --isa flag
2014-08-15 Christopher CelioAdded PC histogram option.
2014-01-21 Quan NguyenMerge branch 'confprec'
2014-01-14 Andrew WatermanImprove performance for branchy code
2013-11-05 Albert OuMerge branch 'master' of github.com:ucb-bar/riscv-isa...
2013-10-29 Andrew WatermanPass target machine's return code back to OS
2013-10-19 Yunsup Leerefactor disassembler, and add hwacha disassembler
2013-09-23 Andrew WatermanFix Scott's deadlock
2013-09-11 Andrew WatermanImplement zany immediates
2013-09-10 Andrew WatermanDon't tick HTIF as often
2013-08-13 Andrew WatermanImplement RoCC and add a dummy RoCC
2013-08-12 Andrew WatermanInstructions are no longer member functions
2013-07-22 Andrew WatermanAdd xspike program
2013-07-20 Andrew WatermanUse calloc to allocate target memory
2013-07-13 Andrew WatermanEliminate infinite loop in debug mode
2013-07-13 Andrew WatermanExit cleanly from debug console
2013-07-13 Andrew WatermanFavor procs.size() over num_cores()
2013-03-30 Andrew Watermanadd load-reserved/store-conditional instructions
2013-03-26 Andrew Watermanadd BSD license
2013-03-26 Andrew Watermanadd missing #include
2013-02-13 Andrew Watermanmake HTIF interactions deterministic; fix race
2013-01-26 Andrew Watermanchange htif to link against libfesvr
2012-05-16 Andrew Watermanfix htif interaction with interactive mode
2012-05-09 Andrew Watermanper-core tohost/fromhost registers
2012-03-24 Andrew Watermannew supervisor mode
2012-02-09 Yunsup Leeinitialize tohost and fromhost
2012-02-01 Andrew Watermanpoll HTIF occasionally
2011-11-11 Andrew WatermanChanged supervisor mode
2011-10-19 Yunsup LeeMerge branch 'master' of github.com:ucb-bar/riscv-isa-sim
2011-10-19 Yunsup Leeyunsup made this fix..ask him
2011-06-27 Andrew WatermanBuilds and runs on Mac OS 10.6.7
2011-06-20 Andrew Watermantemporary undoing of renaming
2011-06-13 Andrew Waterman[sim] renamed to riscv-isa-run
2011-06-11 Andrew Waterman[xcc] cleaned up mmu code
2011-05-29 Andrew Waterman[fesvr,xcc,sim] fixed multicore sim for akaros
2011-05-01 Andrew Waterman[sim] hacked in a dcache simulator
2011-04-17 Andrew Waterman[sim] added "str" debug command
2011-04-15 Andrew Waterman[sim] added icache simulator (disabled by default)
2011-04-10 Yunsup Lee[sim] add vt stuff
2011-03-25 Andrew Waterman[xcc,pk,opcodes,sim] updated encoding/insn names
2011-01-19 Andrew Waterman[opcodes, sim, xcc] made *w insns illegal in RV32
2010-12-27 Andrew Waterman[sim] fixed some compiler warnings
2010-11-22 Andrew Waterman[xcc, sim, pk] link register is now x1
2010-09-09 Andrew WatermanMerge branch 'master' of /project/eecs/parlab/git/proje...
2010-09-08 Yunsup Lee[sim] add while to interactive_until
2010-09-08 Yunsup Lee[sim] change applink for tohost/fromhost
2010-09-07 Andrew Waterman[sim] fixed bug in msub.d; added ability to print FPRs...
2010-08-10 Andrew Waterman[sim] removed unused elf loader
next