Remove legacy HTIF; implement HTIF directly
[riscv-isa-sim.git] / riscv / processor.cc
2016-06-23 Andrew WatermanRemove legacy HTIF; implement HTIF directly
2016-06-23 Andrew WatermanFix paddr_bits computation prior to VM setup
2016-06-18 Andrew WatermanMerge sasid into sptbr
2016-06-09 Andrew WatermanTrap on tdrdata registers when tdrselect[XLEN-1]=0
2016-06-09 Andrew WatermanAdd degenerate HW breakpoint implementation
2016-05-23 Tim NewsomeTurn off debugging.
2016-05-23 Tim NewsomeTell gdb we can handle large packets.
2016-05-23 Tim NewsomeExceptions in Debug Mode don't update any regs.
2016-05-23 Tim NewsomeRemove already-implemented TODO.
2016-05-23 Tim NewsomeImplement ebreak[mhsu].
2016-05-23 Tim NewsomeRemove dependency on include file in my homedir.
2016-05-23 Tim NewsomeMake -H halt the core right out of reset.
2016-05-23 Tim NewsomeHalt when gdb user hits ^C.
2016-05-23 Tim NewsomeSingle step appears to work.
2016-05-23 Tim NewsomeFix off-by-two in general read registers.
2016-05-23 Tim NewsomeRemove unused code.
2016-05-23 Tim NewsomeAdd dret.
2016-05-23 Tim NewsomeImplement single memory read access.
2016-05-23 Tim NewsomeExceptions in Debug Mode, stay in Debug Mode.
2016-05-23 Tim NewsomeContinue works well enough for DebugTest.test_exit
2016-05-23 Tim NewsomeRefactor how we track in-progress operations.
2016-05-23 Tim Newsomeprocessor_t unfriends gdbserver_t.
2016-05-23 Tim NewsomeAdd debug_module bus device.
2016-05-23 Tim NewsomeCan jump to and execute Debug ROM.
2016-05-23 Tim NewsomeWhen gdb connects, jump to Debug ROM and segfault.
2016-05-23 Tim NewsomeGutting direct-access gdb.
2016-05-23 Tim NewsomeAdd writing to DCSR, DPC, DSCRATCH.
2016-05-23 Tim NewsomeOnly halt on ebreak if a debugger is attached.
2016-05-23 Tim NewsomeFlush icache when using swbps and report to gdb.
2016-05-23 Tim NewsomeSoftware breakpoints seem to work.
2016-05-23 Tim NewsomeLooks like single step works.
2016-05-23 Tim NewsomeNow you can halt/continue from gdb.
2016-05-22 Andrew WatermanAllow delegation of device interrupts
2016-05-02 Andrew WatermanAdd back IPI support
2016-05-02 Andrew WatermanRemove MIPI; mip.MSIP bit is read-only
2016-05-02 Andrew WatermanRemove tohost/fromhost registers
2016-05-01 Andrew WatermanInitialize mtvec to DEFAULT_MTVEC
2016-05-01 Andrew WatermanRemove SCRs; add padding after config string
2016-04-29 Andrew WatermanMove much closer to new platform-M memory map
2016-04-28 Andrew WatermanRemove MTIME[CMP]; add RTC device
2016-04-06 Andrew WatermanRemove non-standard uarch CSRs
2016-03-17 Andrew WatermanUpdate definition of base field in misa register
2016-03-04 Andrew WatermanFix up interrupt delegation
2016-03-02 Andrew WatermanAdd counter-enable registers
2016-03-02 Andrew WatermanWIP on priv spec v1.9
2016-03-02 Andrew WatermanNew definitions of misa/marchid/mvendorid
2016-03-02 Andrew Watermanimplement PUM functionality
2016-03-02 Andrew Watermansptbr now a holds a PPN, not an address
2016-03-02 Andrew WatermanUse simpler MTVEC scheme
2016-03-02 Andrew WatermanZero-extend all CSR writes
2016-03-02 Andrew WatermanFix ERET serialization strategy
2016-03-02 Andrew WatermanWIP on priv spec v1.9
2016-01-13 Andrew Watermandon't ignore data value when writing MIPI
2015-11-13 Andrew WatermanGenerate device tree for target machine
2015-10-26 Andrew WatermanFix histogram for RVC
2015-09-11 Andrew WatermanSimplify register_base_instructions
2015-09-11 Andrew WatermanInitialize mstatus.prv1/prv2 to U, not S
2015-09-11 Andrew WatermanSupport 'G' in ISA strings
2015-09-09 Andrew WatermanImprove instruction fetch
2015-07-30 Christopher CelioAdded error message when trying to use histogram
2015-07-05 Andrew WatermanNew machine-mode timer facility
2015-06-01 Andrew WatermanUse single, shared real-time counter
2015-06-01 Andrew WatermanExecute exactly the # of insns passed to step()
2015-06-01 Andrew WatermanFix performance bug when CSR accesses are common
2015-06-01 Andrew WatermanTake interrupts as soon as interrupts are enabled
2015-05-09 Andrew WatermanUpgrade to privileged architecture 1.7
2015-04-30 Andrew WatermanFix commit log for CSR instructions
2015-04-04 Andrew WatermanCheck for F extension when accessing FCSR
2015-04-04 Andrew WatermanSupport setting ISA/subsets with --isa flag
2015-03-31 Andrew WatermanAllow writing mstatus.fs even if FPU isn't present
2015-03-27 Andrew WatermanSerialize counters without throwing C++ exceptions
2015-03-26 Andrew WatermanUpdate state.pc on every instruction
2015-03-17 Yunsup Leebugfix, mbadaddr should be writable
2015-03-13 Andrew WatermanUpdate to new privileged spec
2015-01-27 Christopher CelioFixed masking/casting logic in commit log printf.
2015-01-26 Andrew WatermanFix commit log
2015-01-02 Andrew WatermanReduce dependences on auto-generated code
2014-12-05 Andrew WatermanSupport 2/4/6/8-byte instructions
2014-12-01 Andrew WatermanImplement timer faithfully
2014-08-15 Christopher CelioAdded PC histogram option.
2014-08-08 Andrew WatermanSupport uarch counters (degenerately)
2014-07-08 Andrew WatermanDisallow access to FCSR when FP is disabled
2014-07-07 Andrew WatermanMinor refactoring
2014-06-13 Christopher CelioCommit log now prints while interrupts are enabled.
2014-06-13 Andrew WatermanOnly print commit log if instruction commits
2014-06-12 Andrew WatermanSet status.u64 to true on boot
2014-04-03 Stephen TwiggMerge branch 'tm'
2014-03-18 Andrew WatermanSupport RV32 RDTIMEH/RDCYCLEH/RDINSTRETH
2014-03-15 Andrew Watermanspeed up compilation a bit
2014-02-14 Andrew WatermanFix I$ simulator not making forward progress
2014-02-12 Andrew WatermanFix commit log when !debug
2014-02-07 Andrew WatermanClear EVEC LSBs, which kindly prevents a segfault
2014-01-24 Andrew WatermanHandle CSR permissions correctly
2014-01-21 Quan NguyenMerge branch 'confprec'
2014-01-16 Andrew WatermanInitialize tohost and fromhost to zero
2014-01-14 Andrew WatermanImprove performance for branchy code
2013-12-17 Andrew WatermanSpeed things up quite a bit
2013-11-25 Andrew WatermanUpdate to new privileged ISA
2013-11-05 Albert OuMerge branch 'master' of github.com:ucb-bar/riscv-isa...
2013-10-19 Yunsup Leeclean up SR_EA, the enable accelerator bit in status reg
next