Implement clearing-misa.C-while-PC-is-misaligned proposal
[riscv-isa-sim.git] / riscv / decode.h
2018-03-03 Andrew WatermanImplement clearing-misa.C-while-PC-is-misaligned proposal
2017-11-16 Andrew WatermanMerge pull request #156 from p12nGH/noncontiguous_harts
2017-10-20 Andrew WatermanFix commit-log for Q extension, and for RV32 (#143)
2017-10-11 Andrew WatermanMerge pull request #129 from riscv/q-extension
2017-09-28 Andrew WatermanImplement Q extension
2017-05-17 Palmer DabbeltMerge remote-tracking branch 'origin/priv-1.10'
2017-05-16 Palmer DabbeltMerge remote-tracking branch 'origin/debug-0.13' into...
2017-05-15 Megan WachsMerge branch 'debug-0.13' into HEAD
2017-04-24 Palmer DabbeltMerge pull request #94 from riscv/commitlog
2017-04-19 Palmer DabbeltFix builds with "--enable-commitlog"
2017-04-18 Megan Wachsdebug: Use Debug-Module specific constants instead...
2017-04-18 Megan Wachsdebug: Checkpoint which somewhat works with OpenOCD...
2017-04-18 Megan Wachsdebug: Move things around, but addresses now conflict...
2017-04-17 Megan WachsMerge remote-tracking branch 'origin/priv-1.10' into...
2017-04-11 Andrew WatermanImplement new FP encoding
2017-03-28 Andrew WatermanSet badaddr=0 on illegal instruction traps
2017-03-23 Andrew WatermanRequire little-endian host
2017-02-21 Andrew Watermanserialize simulator on wfi
2017-02-13 Tim NewsomeAbstract register read mostly working.
2017-02-11 Tim NewsomeEntering debug mode now jumps to "dynamic rom"
2016-06-01 Tim NewsomeMove sethaltnot and cleardebint.
2016-05-24 Tim NewsomeMove cleardebint, per spec.
2016-05-23 Tim NewsomeRemove dependency on include file in my homedir.
2016-05-23 Tim NewsomeSoftware breakpoints sort of work.
2016-05-23 Tim NewsomeExceptions in Debug Mode, stay in Debug Mode.
2016-05-23 Tim NewsomeHave Debug memory kind of working again.
2016-05-23 Tim NewsomeAdd debug_module bus device.
2016-05-23 Tim NewsomeMake sure to translate Debug RAM addresses also.
2016-05-23 Tim NewsomeClean up how Debug ROM is included.
2016-05-23 Tim NewsomeCan jump to and execute Debug ROM.
2016-05-23 Tim NewsomeWhen gdb connects, jump to Debug ROM and segfault.
2016-05-23 Tim NewsomeGutting direct-access gdb.
2016-05-23 Tim NewsomeAdd writing to DCSR, DPC, DSCRATCH.
2016-05-21 Andy WrightSome bugfixes for CSR reading and setting FS for fflags...
2016-03-02 Andrew WatermanFix ERET serialization strategy
2016-03-02 Andrew WatermanSerialize simulator on ERET
2016-03-02 Andrew WatermanWIP on priv spec v1.9
2016-03-02 Andrew WatermanUpgrade to latest SoftFloat
2015-11-13 Andrew WatermanGenerate device tree for target machine
2015-11-13 Andrew WatermanAccess FP regs through a macro
2015-10-06 Andrew Watermanmore work towards RVC 1.8
2015-10-02 Andrew Watermanwork towards rvc 1.8
2015-09-09 Andrew WatermanImprove instruction fetch
2015-09-04 Andrew WatermanMove towards RVC v1.8
2015-06-01 Andrew WatermanAdd rest of RV32C instructions
2015-06-01 Andrew WatermanNew RV64C proposal
2015-04-04 Andrew WatermanSupport setting ISA/subsets with --isa flag
2015-04-02 Andrew WatermanSimplify RV32 comparisons
2015-03-31 Andrew WatermanAllow writing mstatus.fs even if FPU isn't present
2015-03-31 Andrew WatermanImplement RVC draft
2015-03-27 Andrew WatermanSerialize counters without throwing C++ exceptions
2015-03-21 Andrew WatermanFor misaligned fetch, set mepc = addr of branch/jump
2015-03-13 Andrew WatermanUpdate to new privileged spec
2015-02-08 Andrew WatermanUse xlen, not xprlen, to refer to x-register width
2015-01-26 Andrew WatermanFix commit log
2015-01-03 Andrew WatermanOn misaligned fetch, set EPC to target, not branch...
2014-12-05 Andrew WatermanSupport 2/4/6/8-byte instructions
2014-12-05 Andrew WatermanSet badvaddr on instruction page faults
2014-12-01 Andrew WatermanImplement timer faithfully
2014-09-27 Andrew WatermanAvoid use of __int128_t
2014-07-08 Andrew WatermanDisallow access to FCSR when FP is disabled
2014-06-13 Christopher CelioCommit log now prints while interrupts are enabled.
2014-06-13 Andrew WatermanOnly print commit log if instruction commits
2014-01-24 Andrew WatermanHandle CSR permissions correctly
2014-01-21 Quan NguyenMerge branch 'confprec'
2014-01-14 Andrew WatermanImprove performance for branchy code
2013-12-17 Andrew WatermanSpeed things up quite a bit
2013-12-09 Andrew WatermanNew RDCYCLE encoding
2013-11-25 Andrew WatermanUpdate to new privileged ISA
2013-11-25 Quan NguyenMerge branch 'master' of github.com:ucb-bar/riscv-isa...
2013-11-06 Yunsup Leecorrectly trap when SR_EA is disabled
2013-09-27 Christopher CelioAdded commit logging (--enable-commitlog). Also fixed...
2013-09-27 Andrew WatermanUse WRITE_RD/WRITE_FRD macros to write registers
2013-09-21 Andrew WatermanUpdate ISA encoding and AUIPC semantics
2013-09-11 Andrew WatermanImplement zany immediates
2013-09-10 Andrew WatermanAdd rd field to JAL; drop J
2013-08-12 Andrew WatermanInstructions are no longer member functions
2013-08-08 Andrew WatermanDisentangle some header files
2013-07-27 Andrew WatermanRemove more vector stuff
2013-07-26 Andrew WatermanRip out RVC for now
2013-07-26 Andrew WatermanGenerate instruction decoder dynamically
2013-04-24 Yunsup Leefixes to correctly simulate the vector unit
2013-03-26 Andrew Watermanadd BSD license
2013-03-26 Andrew Watermantruncate effective addresses in rv32
2013-03-26 Andrew Watermansupport compilation with gcc 4.7
2013-01-26 Andrew Watermanchange htif to link against libfesvr
2012-03-24 Andrew Watermannew supervisor mode
2012-03-20 Andrew Watermanabstract regfile write port
2012-03-20 Andrew Watermanabstract regfile behind object
2012-01-23 Andrew Watermandisentangle decode.h from other headers
2012-01-23 Andrew Watermanwork around gcc 4.4 bug
2011-11-11 Andrew WatermanChanged supervisor mode
2011-06-20 Andrew Watermantemporary undoing of renaming
2011-06-13 Andrew Waterman[sim] renamed to riscv-isa-run
2011-06-12 Andrew Waterman[xcc] minor performance tweaks
2011-06-11 Andrew Waterman[xcc] instructions now set PC explicitly
2011-05-29 Andrew Waterman[sim,opcodes] improved sim build and run performance
2011-05-29 Andrew Waterman[fesvr,xcc,sim] fixed multicore sim for akaros
2011-05-18 Yunsup Lee[opcodes,pk,sim] add more vector traps (for #banks...
2011-05-14 Andrew Waterman[sim] initial support for virtual memory
next